We describe a method of identifying a set of target crosstalk faults which may need to be tested in synchronous sequential circuits. Our method classifies the pairs of aggressor and victim lines, using topological and timing information, to deduce a set of target crosstalk faults. In this process, our method also identifies the false crosstalk faults that need not (and/or cannot) be tested in synchronous sequential circuits. Experimental results for ISCAS'89 and ITC'99 benchmark circuits show that the proposed method is CPU time efficient in obtaining the reduced lists of the target crosstalk faults. Also, the lists of the target crosstalk faults obtained by our method are substantially smaller than the sets of all possible combinations of faults
|Number of pages||12|
|Journal||IEEE Transactions on Computer - Aided Design of Integrated Circuits and Systems|
|Publication status||Published - 2005|
Takahashi, H., Keller, K., Le, K., Saluja, K., & Takamatsu, Y. (2005). A Method for Reducing the Target Fault List of Crosstalk Faults in Synchronous Sequential Circuits. IEEE Transactions on Computer - Aided Design of Integrated Circuits and Systems, 24(2), 252-263.