Novel Multirate Digital Filter for EEG on FPGA

Nazifa Tabassum, Sheikh Md Rabiul Islam, Xu Huang

Research output: A Conference proceeding or a Chapter in BookConference contribution

1 Citation (Scopus)

Abstract

A new denoising multirate system method of using field-programmable gate array (FPGA) chip for bio-chip design implementation of EEG signal is appeared in this article. The ALTERA Cyclone II FPGA board development board implements this bio-chip in real-Time with processors EP2C35F672C6 for the proper data accuracy. Modelsim is used for simulation of biochip design in Verilog HDL. In this paper denoising on multirate system is used with support of up-sampler or interpolate, moving average filter and downs-sampler or decimator for removing of noise by bio-chip. This biochip shows good enough electrical characteristics such as less area and power, low voltage current, enough memory storage spaces, null delay.

Original languageEnglish
Title of host publication2nd International Conference on Electrical and Electronic Engineering, ICEEE 2017
PublisherIEEE, Institute of Electrical and Electronics Engineers
Pages1-5
Number of pages5
ISBN (Electronic)9781538633410
ISBN (Print)9781538633403
DOIs
Publication statusPublished - 27 Dec 2017
Event2nd International Conference on Electrical and Electronic Engineering, ICEEE 2017 - Rajshahi, Bangladesh
Duration: 27 Dec 201729 Dec 2017

Conference

Conference2nd International Conference on Electrical and Electronic Engineering, ICEEE 2017
Country/TerritoryBangladesh
CityRajshahi
Period27/12/1729/12/17

Fingerprint

Dive into the research topics of 'Novel Multirate Digital Filter for EEG on FPGA'. Together they form a unique fingerprint.

Cite this