Reduction of Target Fault List for Crosstalk-Induced Delay Faults by using Layout Constraints

Kim-Thang Le, Keith Keller, Hiroshi Takahashi, Kewal Saluja, Yuzo Takamatsu

    Research output: A Conference proceeding or a Chapter in BookConference contribution

    1 Citation (Scopus)

    Abstract

    We propose a method of identifying a set of crosstalk induced delay faults which may need to be tested in synchronous sequential circuits. During the fault list generation 1) we take into account all clocking effects, and 2) infer layout information front the logic level description. With regard to layout constraints we introduce two methods, namely the distance based layout constraint and the cone based layout constraint. The lists of the target faults obtained by the proposed methods are substantially smaller than the sets of all possible combinations of faults
    Original languageEnglish
    Title of host publicationProceedings of the 11th Asian Test Symposium (ATS'02)
    Place of PublicationCA, USA
    PublisherIEEE, Institute of Electrical and Electronics Engineers
    Pages242-247
    Number of pages6
    ISBN (Print)0-7695-1825-7
    DOIs
    Publication statusPublished - 2002
    EventEleventh Asian Test Symposium -
    Duration: 18 Nov 200220 Nov 2002

    Conference

    ConferenceEleventh Asian Test Symposium
    Period18/11/0220/11/02

    Fingerprint

    Sequential circuits
    Crosstalk
    Cones

    Cite this

    Le, K-T., Keller, K., Takahashi, H., Saluja, K., & Takamatsu, Y. (2002). Reduction of Target Fault List for Crosstalk-Induced Delay Faults by using Layout Constraints. In Proceedings of the 11th Asian Test Symposium (ATS'02) (pp. 242-247). CA, USA: IEEE, Institute of Electrical and Electronics Engineers. https://doi.org/10.1109/ATS.2002.1181718
    Le, Kim-Thang ; Keller, Keith ; Takahashi, Hiroshi ; Saluja, Kewal ; Takamatsu, Yuzo. / Reduction of Target Fault List for Crosstalk-Induced Delay Faults by using Layout Constraints. Proceedings of the 11th Asian Test Symposium (ATS'02). CA, USA : IEEE, Institute of Electrical and Electronics Engineers, 2002. pp. 242-247
    @inproceedings{7dcd078b8c214c48b8d29bb9d8ead135,
    title = "Reduction of Target Fault List for Crosstalk-Induced Delay Faults by using Layout Constraints",
    abstract = "We propose a method of identifying a set of crosstalk induced delay faults which may need to be tested in synchronous sequential circuits. During the fault list generation 1) we take into account all clocking effects, and 2) infer layout information front the logic level description. With regard to layout constraints we introduce two methods, namely the distance based layout constraint and the cone based layout constraint. The lists of the target faults obtained by the proposed methods are substantially smaller than the sets of all possible combinations of faults",
    author = "Kim-Thang Le and Keith Keller and Hiroshi Takahashi and Kewal Saluja and Yuzo Takamatsu",
    year = "2002",
    doi = "10.1109/ATS.2002.1181718",
    language = "English",
    isbn = "0-7695-1825-7",
    pages = "242--247",
    booktitle = "Proceedings of the 11th Asian Test Symposium (ATS'02)",
    publisher = "IEEE, Institute of Electrical and Electronics Engineers",
    address = "United States",

    }

    Le, K-T, Keller, K, Takahashi, H, Saluja, K & Takamatsu, Y 2002, Reduction of Target Fault List for Crosstalk-Induced Delay Faults by using Layout Constraints. in Proceedings of the 11th Asian Test Symposium (ATS'02). IEEE, Institute of Electrical and Electronics Engineers, CA, USA, pp. 242-247, Eleventh Asian Test Symposium, 18/11/02. https://doi.org/10.1109/ATS.2002.1181718

    Reduction of Target Fault List for Crosstalk-Induced Delay Faults by using Layout Constraints. / Le, Kim-Thang; Keller, Keith; Takahashi, Hiroshi; Saluja, Kewal; Takamatsu, Yuzo.

    Proceedings of the 11th Asian Test Symposium (ATS'02). CA, USA : IEEE, Institute of Electrical and Electronics Engineers, 2002. p. 242-247.

    Research output: A Conference proceeding or a Chapter in BookConference contribution

    TY - GEN

    T1 - Reduction of Target Fault List for Crosstalk-Induced Delay Faults by using Layout Constraints

    AU - Le, Kim-Thang

    AU - Keller, Keith

    AU - Takahashi, Hiroshi

    AU - Saluja, Kewal

    AU - Takamatsu, Yuzo

    PY - 2002

    Y1 - 2002

    N2 - We propose a method of identifying a set of crosstalk induced delay faults which may need to be tested in synchronous sequential circuits. During the fault list generation 1) we take into account all clocking effects, and 2) infer layout information front the logic level description. With regard to layout constraints we introduce two methods, namely the distance based layout constraint and the cone based layout constraint. The lists of the target faults obtained by the proposed methods are substantially smaller than the sets of all possible combinations of faults

    AB - We propose a method of identifying a set of crosstalk induced delay faults which may need to be tested in synchronous sequential circuits. During the fault list generation 1) we take into account all clocking effects, and 2) infer layout information front the logic level description. With regard to layout constraints we introduce two methods, namely the distance based layout constraint and the cone based layout constraint. The lists of the target faults obtained by the proposed methods are substantially smaller than the sets of all possible combinations of faults

    U2 - 10.1109/ATS.2002.1181718

    DO - 10.1109/ATS.2002.1181718

    M3 - Conference contribution

    SN - 0-7695-1825-7

    SP - 242

    EP - 247

    BT - Proceedings of the 11th Asian Test Symposium (ATS'02)

    PB - IEEE, Institute of Electrical and Electronics Engineers

    CY - CA, USA

    ER -

    Le K-T, Keller K, Takahashi H, Saluja K, Takamatsu Y. Reduction of Target Fault List for Crosstalk-Induced Delay Faults by using Layout Constraints. In Proceedings of the 11th Asian Test Symposium (ATS'02). CA, USA: IEEE, Institute of Electrical and Electronics Engineers. 2002. p. 242-247 https://doi.org/10.1109/ATS.2002.1181718